doubling every seven years [3] , [4] . Neural recording systems with several to hundreds of channels have been reported [2] , [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] . In design of application-specific integrated circuits (ASICs) for multichannel neural recording, power consumption and size are key to reduce surgical and thermal damage to the surrounding tissue [12] , [13] . Furthermore, maintaining low noise is necessary, particularly in the analog front-end (AFE) to achieve sufficient signal-to-noise ratio (SNR) throughout the system, while conditioning neural signals are within microvolt to millivolt range [14] . In addition to optimizing individual integrated circuit blocks, satisfying these requirements needs detailed attention to the architectural aspects of multichannel neural recording systems in a way that power, size, input-referred noise, and crosstalk are minimized.
Among architectures published in the literature, direct time-division multiplexing (TDM) of analog signals, analog-to-digital conversion (ADC), and analog-to-time conversion (ATC) are the main system-level AFE approaches for multichannel neural recording [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] . While analog TDM was popular in early systems with a lower number of channels due to its simplicity and low power consumption, it has been abandoned in recent designs due to crosstalk between adjacent channels. The ADC-based structures can be presented in three types. The first type includes one ADC per channel, operating at a low sampling rate, followed by TDM in the digital domain [5] [6] [7] . The second type applies the TDM in the analog domain, followed by a high-speed ADC to take a sufficient number of samples per channel [8] [9] [10] [11] . In the third structure, the recording channels are separated into several groups. These recording channels in each group share one ADC through an analog TDM block. The serial outputs of all group ADCs are multiplexed again in the digital domain before transmission [4] , [12] [13] [14] . The ATC-based structure encodes the amplitude of the analog samples in the time domain using pulse-width modulation (PWM) in each AFE channel. The other half of the conversion, for example, time-to-digital conversion (TDC), is transferred to the receiver (Rx) side, where power and size are not strictly constrained [15] , [16] .
A survey of the recent literature revealed that despite high performance implementations of multichannel wireless neural recording systems, an analytical foundation for the optimal choice of the AFE systematic architecture to guide designers on the basis of the number of channels and characteristics of different circuit blocks is missing. Especially, the theoretical modeling and comparison between ADC-based and ATC-based AFE architectures has not been presented. In a couple of publications [20] , [21] , the optimization of neural recording AFE has been covered only for the ADCbased architecture. In [22] , introduction of multichannel neural recording system architectures is provided, but with no theoretical calculation and comparison.
In this article, the aforementioned multichannel neural recording AFE architectures have been discussed. Specifically, the ADC-based and ATC-based AFE architectures are compared intuitively by the MATLAB modeling results, and theoretically analyzed with emphasis on the significant parameters that affect the design of neural recording implants. The next section describes the three ADC-based architectures, while we then analyze the ATCbased approach. Then, we compare these four architectures from different perspectives using MATLAB models, following with a summary of the tradeoffs among different neural recording AFE architectures. Figure 1 shows the three ADC-based multichannel neural recording AFE architectures, and Figure 2 depicts the ATC-based AFE topology. In their AFE, both the ADC-and ATC-based approaches have low noise amplifiers (LNAs) and band-pass filters. Since these two blocks are not specific to each of these architectures, our analysis, modeling, and comparison are narrowed down to the buffer, ADC, and MUX in Figure 1 versus the ATC and MUX in Figure 2 .
ADC-based architectures

Analog-to-digital converter
Successive-approximation register (SAR) ADCs are widely adopted in biomedical electronics due to their low power and high reliability for moderate resolution and sampling rate [4] , [12] . More specifically, charge-redistribution SAR ADC is arguably the most popular type of ADC for neural recording systems due to its power efficiency [6] [7] [8] [9] [10] [11] [12] [13] [14] .
In charge-redistribution SAR ADC, the primary sources of power consumption are the capacitor array, comparator, SAR logic, and leakage. The power consumed from the voltage reference by capacitor switching can be calculated from
where F S is the sampling frequency of the ADC and E average represents the average conversion energy of the capacitor array, which is proportional to CV 2 ref . V ref and C represent the ADC reference voltage and the unit capacitance of the capacitor array, respectively. E average usually depends on the resolution and switching scheme of the SAR ADC [23] .
For the comparator, the power dissipation per comparison can be expressed as [24] 
where V FS is the full-scale range of the N -bit ADC, which can be assumed to be V ref . C LC is the load capacitance at the comparator's bandwidthlimiting node, and V eff represents the nominal overdrive voltage of a MOS transistor. Since a general N -bit SAR ADC requires N conversions (in N þ 1 clock cycles) to generate an N -bit digital output per conversion, the power dissipation of the comparator in SAR ADC can be given by
The dynamic power of the SAR ADC logic is caused by transitions, during which charge
July/August 2016 transfers may occur from power supply to signal carrying capacitive nodes. This dynamic power can be expressed as [25] 
where 0!1;i is the average possibility of 0 ! 1 transition at node-i within one clock cycle, while C nodeÀi represents the physical capacitance at node-i. V DD is the ADC power supply. Besides the power consumed by the capacitor array, comparator, and logic circuits, the leakage power, which has become more significant as the technology feature size scales down, can exist even in standby mode [25] . If I Leakage represents the leakage current, the leakage power can be calculated from
From (1)- (5), it can be concluded that the overall SAR ADC power consumption can be found from where the first term represents the sampling-ratedependent power, and the second term is the overhead power, which is sampling rate independent. The area of SAR ADC, 80%-90% of which is occupied by the capacitor array in deep submicrometer technologies, is generally matching limited. Therefore, it depends on the SAR ADC resolution, matching requirements of the selected switching scheme, matching characteristics of the fabrication process, the selected capacitor type, and the layout design. If unit capacitor C, with an average area of A C;unit including the interconnects, has been designed to satisfy the ADC performance requirement, the total area of the capacitor array can be expressed as
where a is set to 1 or 2 depending on whether the SAR ADC is single ended or differential. The variable b can be set to different integer values according to different switching schemes of SAR ADC. For the conventional bottom-plate sampling scheme, b ¼ 0 . For the top-plate sampling and trilevel switching schemes, however, b takes other integer values, according to [23] . As described in [24] , the sampling noise in charge-redistribution SAR ADC is kT =C noise. Taking the architecture and scheme differences into consideration, it can be expressed as
where C tot represents the total capacitance in a single capacitor array, while a and b are taken from (7) . By choosing a proper value of C tot the sampling noise can be less than or comparable to the ADC quantization noise, which can be expressed as [24, eq. (1)].
Besides sampling noise and quantization noise, the input-referred noise of the comparator, which also limits the available resolution of SAR ADC, is another important noise source. The inputreferred noise of a regenerative-latch comparator is given by [24, eq. (6)]. The load capacitance at bandwidth-limiting node is usually optimized to make the input-referred noise of the comparator to be comparable to the ADC quantization noise.
Architecture with in-channel ADCs (ADC-based type-I architecture)
As shown in Figure 1a , this type of neural recording AFE architecture uses an in-channel ADC for each recording channel, and performs digital TDM after digitization of the neural signals. There are M ADCs, each driven by a buffer. Assuming the sampling frequency of each recording channel is f s , at least twice the maximum frequency of the desired neural signal, the buffer should settle the ADC well within the acquisition time, which is at least one clock cycle 1=½ðN þ 1Þf s . Considering the worse case, in which the capacitor array of ADC should be charged to V ref during the sampling phase, the energy provided by each buffer would be C tot V 2 ref .
Since the buffer does not supply energy in the following A/D conversion period, the power provided by each buffer to drive the in-channel ADC can be expressed as For differential SAR ADC, two buffers should be utilized to drive the two capacitor arrays, hence doubling the driving power. Even though some static power would be required for each buffer, we consider that there is no significant difference between them in all the architectures, shown in Figure 1 , and therefore only calculate the dynamic power consumption. The power consumed by the buffers and ADCs in this architecture is
We can substitute (6) and (9) in (10) to obtain
For this neural recording AFE architecture, one can assume that the area of the buffer is much smaller than that of an ADC. Therefore, the M inchannel ADCs occupy a considerable part of the entire neural recording ASIC area.
Architecture with one shared ADC (ADC-based type-II architecture) Figure 1b shows the AFE architecture in which M neural recording channels share one ADC via an analog TDM. If each neural recording channel operates at a sampling rate of f s , the ADC should digitize each channel within 1=ðMf s Þ . Aside from the sampling rate, if we assume that there is no other differences between the ADC in this architecture and the one in Figure 1a , the power provided by each buffer to drive this shared ADC can be calculated from
Though the parasitic capacitance of analog multiplexing can increase the loading capacitance of the buffer, the loading effect is mainly caused by the input capacitance of SAR ADC, which is usually several to ten picofarads. Therefore, the power consumed by M buffers and the shared ADC is
By substituting (6) and (12) in (13), we can obtain
A quick comparison between (14) and (11) shows that the power dissipation of type-II ADC-based architecture is obviously larger than that of type-I architecture, due to the stringent driving capability and bandwidth requirement for the buffers. On the other hand, since all recording channels share one ADC, and there is no significant difference between these two architectures in the area of buffers, the chip area required for type-II architecture is considerably less than type-I architecture.
In type-II architecture, M buffered analog outputs are time division multiplexed and fed into the ADC. The parasitic coupling in the analog TDM switch transistors is a significant source of crosstalk, which can affect the multichannel neural recording system performance. The crosstalk due to the analog multiplexer parasitics has been addressed in [21] .
Architecture with group ADCs (ADC-based type-III architecture) Figure 1c shows another widely used ADCbased multichannel neural recording AFE architecture, in which M neural recording channels are separated into Y groups; within each of them there are X channels multiplexed to a SAR ADC, similar to type-II structure. Using the same method as in the previous sections, and assuming each neural recording channel is sampled at a rate of f s , the ADC in each group should have a sampling rate of Xf s . Then, the power provided by each buffer to drive the group ADC is
It is also assumed that the loading effect on the buffer is mainly caused by the input capacitance of SAR ADC. Considering that there are Y groups in this architecture, the total power consumed by the buffers and group ADCs is
With (6) and (15) substituted in (16), we can arrive at
As for this architecture, since there is one group ADC in each of the Y ðY ¼ M=XÞ groups, it will be more area-efficient than type-I architecture. From (11) , (14) , and (17), the power dissipation of this architecture can be between types I and II. Thus, a compromise between low power consumption and area efficiency can be reached with this architecture.
In type-III architecture, the analog TDM in each group is utilized by X recording channels to share one group ADC. From the analysis in [21] , the crosstalk decreases with a lower number of multiplexed channels. Therefore, the crosstalk in this architecture is reduced compared to type-II architecture.
ATC-based architecture
An example of the ATC-based multichannel wireless neural recording implementation can be found in [15] and [16] , where the ASIC generates a PWM signal from amplified neural signals to be transmitted via frequency shift keying (FSK). Figure 2 shows a simplified block diagram of the ATC-based AFE architecture used in the wireless integrated neural recording (WINeR-6) system [16] . Compared with the ADC-based architectures, this is somewhat similar to type-I architecture in Figure 1a , with the buffer and ADC in each channel replaced by an ATC, which is realized by comparing the amplified and filtered neural signal with a triangular waveform. A detailed theoretical analysis of the ATC operation can be found in [26] . In the WINeR system, digitization of the neural signals takes place on the Rx side in the TDC block to further simplify the Tx side.
Unlike SAR ADCs, the input impedance of comparators is very high, and buffers are not needed in the ATC-based AFE architectures. In [16] , M þ 4 comparators are utilized in an M channel neural recording system, and an additional comparator is needed to generate the triangular waveform. Therefore, the power dissipation in the ATC can be calculated from
where P Comp represents the average power consumed by one comparator, while P TW is the power needed for triangular waveform generation (TWG), which can be calculated from
V H and V L represent the upper and lower voltage limits of the triangular waveform, respectively. Capacitor C s is linearly charged and discharged between V H and V L . F s represents the analog-totime conversion rate, which equals to 1=T s .
Assuming that the area of the complementary current source-sink (CCSS) pair is much smaller than that of capacitor C s , the area of the ATC in this architecture can be found from (20) where A Comp represents the area occupied by one comparator, while A Cs is the area of the capacitor C s . The sources of error in the ATC-based AFE architectures have been analyzed in [26] . They are divided into two different parts that are related to Tx and Rx. For comparison with the ADC-based AFE architectures, the analysis of ATC-based architecture is also limited to the AFE on the Tx side. Excluding the noise of the blocks that are in common among different AFE architectures, the analysis will also center on the PWM noise. Considering that the noise of the triangular waveform and the comparator can directly result in the jitter of the PWM pulses, the PWM noise will mainly consist of the input-referred noise of the comparator and the current noise of the CCSS. According to [26, eq. ( 3)], the jitter for PWM can be calculated from
where D represents the PWM duty cycle, while I source and I sink are the CCSS currents. i N source and i N sink represent the CCSS current noises, and V N comp is the input-referred noise of the comparator. The comparator noise is doubled in (21) because there is also a comparator for generating the triangular waveform. According to [27, eq. (19) ], if the MOSFETs in the current path operate in an above-threshold region, the CCSS current noise can be given by
where it is assumed that the transistors in the current source and current sink paths have the same transconductance of g m . Áf is the bandwidth. Normally, there are four possible sources that can cause crosstalk among recording channels in multichannel neural recording systems. They are the limited slew rate of neural amplifier, the capacitive coupling between interconnected metals, the limited turnoff resistance of switches in analog MUX, and the capacitive coupling caused by the parasitic capacitance of analog MUX. Generally, the turnoff resistance of switches in standard CMOS can be easily designed as high as several gigaohms, making the crosstalk caused by this resistance negligible. In this architecture, the TDM is used for multiplexing the multichannel PWM signals. The PWM signals are in the analog domain, but with binary voltage levels, as pseudodigital waveforms. Thus, the TDM function can be much more robust against crosstalk caused by capacitive coupling in MUX than the classic analog TDM. Considering the high input impedance of comparators in the ATC-based architecture, there will be no driving problem in each recording channel. Therefore, the rest possible source that can cause crosstalk in the ATC-based architecture is the capacitive coupling between metal lines, which is similar in all neural recording AFE systems. Actually, the neural signal in the ATC-based architecture has been amplified by LNA before comparison with triangular waveform, making it robust against crosstalk.
Modeling and comparison
To explore the benefits and limitations of these multichannel neural recording AFE architectures, we constructed MATLAB models focusing on the power, area, and input-referred noise, according to the theoretical analysis in the previous sections. Comparisons of the simulated results are also performed in this section. The modeling and comparisons are based on the architectures shown in Figures 1 and 2 without considering the LNA and bandpass filter, which are not specific to any of these architectures.
In neural recording systems, if the system accommodates both local field potentials (LFPs) and single unit activities (SUAs), the dynamic range will be in a few microvolts to several millivolts. Considering limitations in power and area, 10-b ADCs are often used. Action potentials (APs) represent the high-frequency components of neural activities, in the 300 Hz-10 kHz range, requiring each recording channel to operate at a sampling rate of at least 20 kS/s, according to the Nyquist theorem. We considered 30 kS/s for each recording channel in the model.
Many types of capacitive structures are used in SAR ADCs for biomedical applications [6] [7] [8] [9] [10] [11] [12] [13] [14] , [28] . To make a model and fair comparison, we used the SAR ADC structure presented in [28] for all the ADC-based architectures. For the ATC-based AFE architecture, we performed modeling according to the WINeR-6 structure, presented in [16] . Figure 3 shows the modeling results for the ADC-based AFE architectures in terms of their power consumption. To make the modeling results more convincing, we compared them with the calculated results in [21] , which are based on the designed circuit blocks. The same conclusions can be received from our modeling results. As expected in the theoretical analysis from the previous sections, among the three ADC-based architectures, type-I architecture consumes the least amount of power, while type-II architecture consumes the most. This is because each buffer in type-II architecture needs high power to drive the high sampling rate ADC, while power consumption of the high-speed ADC is comparable to M slow inchannel ADCs in type-I architecture. In Figure 3 , we also compared three different scenarios for type-III architecture. It can be seen that the required power of the buffer for driving the ADC, and consequently the overall power of type-III architecture, is reduced with separating the M channels into smaller groups. The curves in Figure 3 overlap on the left side when there is only one recording channel ðM ¼ 1Þ because all ADCbased architectures become identical. It should be noted that the loading capacitance of the buffer can be slightly increased by analog multiplexing, even though it is also dominated by the input capacitance of SAR ADC.
Power consumption
In Figure 4 , power consumption of the ATCbased AFE architecture is compared with that of ADC-based architectures. Since modeling only calculates the specific differences of these four recording architectures, the LNA and bandpass filter are not considered. In these three ADC-based AFE architectures, each recording channel has a buffer. It is reasonable to assume that there is no specific difference on static power of each buffer. Only dynamic power related to the driving requirements of the buffer is different. For the ADCs, it is assumed that there is no other difference besides sampling frequency. Considering that power of SAR ADC can be calculated with (6), we assume that their dynamic power is proportional to the sampling frequency but with a constant static power. In the ATC-based architecture, only one comparator is needed for PWM in each channel, and there is no need for a buffer. Therefore, the ATC-based architecture has an obvious low power advantage over its ADC-based counterparts. Since all the recording channels share one triangular waveform generator, only power of the comparison increases slightly with the number of channels. This also makes the low-power advantage obvious even at a higher number of channels. In the WINeR-6 system [16] , the comparators are realized with rail-to-rail open-loop amplifiers, which generally consume more power than the regenerative-latch based comparators in SAR ADCs. Figure 5 shows the modeling result of the ADCbased AFE architectures with respect to the area. As mentioned previously, the majority of the area in ADC-based AFE architecture is occupied by the SAR ADC. Type-II architecture is the most areaefficient architecture because all the recording channels are multiplexed to one ADC. Power saving can be achieved by dividing channels into several groups, with one group ADC in each cluster, at the expense of the chip area. These modeling results can also match the calculated trends based on designed circuits in [21] .
On-chip area
The comparison between ATC-based and ADCbased AFE architectures is shown in Figure 6 , which also shows that type-II architecture is still the most area-efficient architecture. The area of a 10-b SAR ADC is much greater than a comparator for PWM. Thus, the ATC-based architecture needs a small area compared with type-I architecture. Compared with type-III architecture, the area efficiency of the ATC-based architecture gradually diminished as M increases, and vanishes when the area of the TW generator and in-channel comparators overtakes that of two SAR ADCs.
Without calculating the area of the LNA and filter, the area of the ADC-based II architecture will be dominated by the area of the SAR ADC shared by all recording channels, when the number of channels is small. For a fully differential SAR ADC, two buffers should be utilized for each channel to drive these two capacitor arrays. Compared with the single-ended topology, the area of the MUX in the differential structure will also double for multiplexing these two inputs of the fully differential SAR ADC. These buffers and multiplexers will also consume a considerable area when the number of channels is large. Therefore, with the increase of the number of channels, the area of the ADC-based II architecture also increases slightly, as shown in Figure 6 .
Noise
Noise modeling results of ADC and ATC are shown in Figure 7 . According to the analysis in previous sections, the noise of SAR ADC is mainly composed of sampling noise, comparator noise, and quantization noise. In practice, the noise tradeoffs and optimizations in SAR ADCs depend on their sampling rate. However, according to (7) and (8) and [24, eq. (1)], which do not show sampling rate dependency, we assumed that all three ADCbased architectures should deal with the same ADC noise level.
The PWM noise in the ATC-based architecture is calculated based on the values given in [29] . In Figure 7 , the PWM noise depends on the duty cycle because the voltage noise of the TW stems from the accumulation of current noise in capacitor C s , which is used to generate the TW, as in (19) . The TDC on the Rx side can be designed with high resolution, such as 16 b in [30] . Therefore, the quantization noise can be neglected because it is much smaller than the 10-b SAR ADC. More detailed analysis of noise on the Rx side can be found in [26] and [31] .
Crosstalk
Considering a buffer is used for satisfying the driving requirement in each recording channel, the crosstalk between consecutive channels caused by the LNAs' limited slew rate, as explained in [32] , can be alleviated. The main cause of crosstalk in multichannel neural recording AFE systems shown in Figure 1 is capacitive coupling, for instance, between metal lines from different channels or the parasitic capacitance of MOS transistors in a multiplexer. The coupling between metal lines within the ASIC is highly dependent on the quality of layout, and it is similar in all four architectures. The parasitic coupling in the multiplexer is worse in type-II architecture and type-III architecture because of their TDM in the analog domain. The MOS transistors in analog TDM are often designed with sufficient W =L to reduce their ON-resistance, and reduce the distortion caused by the nonlinear resistance of the sampling path. As a result, besides the additional loading effect on the buffer, the parasitic capacitance of the fairly large transistors in analog TDM can cause considerable crosstalk.
Discussion
ADC-based architectures
Among the three ADC-based AFE architectures, thanks to the in-channel ADC's low sampling rate, type-I architecture is the most power efficient and most robust against crosstalk, at the expense of large chip area. By multiplexing all the recording channels to one shared ADC, type-II architecture is the most area-efficient architecture, but the need for high driving capability of the unity-gain buffers increases its power consumption. Type-II architecture is also most sensitive to crosstalk due to the capacitive parasitic components of the analog TDM. Compared to the above opposite extremes, type-III architecture reaches a compromise between low power and small area, but still suffers from crosstalk caused by its analog TDM in each cluster.
ATC-based architecture
From the comparison in Figures 4 and 6 , ATCbased AFE architecture is the most power efficient one, while featuring fairly good area efficiency. It is also as robust as type-I ADC-based architecture against crosstalk. These features are achieved by transferring the TDC to the Rx side, making the offchip data processing slightly more complicated, because the noise and interference on the wireless Rx should also be carefully minimized [26] , [31] . Moreover, downscaling of the supply voltage in advanced CMOS technologies has considerably challenged the traditional voltage-based ADCs. In [5] , for instance, a voltage-controlled oscillator (VCO)-based ADC, which performs digitization in the time domain, has been used to replace the SAR ADC. Therefore, the ATC-based AFE architecture is becoming more attractive for large multichannel wireless neural recording systems, implemented in deep submicrometer processes.
Interference
As explained previously, the PWM signals are pseudo-digital waveforms, which give ATC-based architecture the similar robustness as the ADCbased systems against external interference on the Tx side. Moreover, the ATC in Figure 2 can be accomplished asynchronously without any digital clock, further reducing the digital interference sources, as described in [29] and [31] . However, the wideband Rx needed in the ATC-based systems is more prone to interference than the digital Rx needed in ADC-based architectures. In type-II ADC-based architecture with a hundred recoding channels, the main clock frequency for the ADC will be over 30 MHz with each channel operating at 30 kS/s. This may introduce additional interference noise to the AFE.
Data transmission
In the ADC-based neural recording systems, amplitude-shift keying (ASK), frequency-shift keying (FSK), and phase-shift keying (PSK) are the three digital modulation methods for data transmission. Ultrawideband (UWB) is also quite popular due to its low power, high data rate, and simple circuit on the transmitter side. In ATCbased architecture, after A/T conversion, the signal also has binary levels, making it easy to transmit using digital modulation methods. Since FSK is used in WINeR-6 [16] , we select FSK as the method of choice to show the difference in data transmission between ADC-based and ATC-based architectures in Figure 8 .
For the ADC-based system shown in Figure 8a , the minimum required bandwidth for transmission is equal to the bit rate, which is associated with the sampling rate per channel, the number of recording channels, and the resolution of the ADC [33] . For a 32-channel neural recording system with 20 kS/s per channel, and 10 b per sample, the raw data rate will be 6.4 Mb/s. High data rate can lead to larger power consumption on the Tx side.
For the ATC-based WINeR-6 system, reported in [16] , the on-chip design is simplified by transferring the TDC to the Rx side. Since it transmits a pulse instead of several digital bits (10 in this example), the data rate is 640 kbaud/s (18 kS/s per channel and 36 channels including 32 recording channels and four monitoring channels). The slower data rate makes it easy to realize extended transmission distance due to less free-space attenuation. However, on the Rx side, higher Rx bandwidth (36 MHz in [16] ) is necessary to recover high-accuracy PWM pulse width and reduce the pulse-width error, as described in [26] . Besides higher probability of interference from other radiofrequency (RF) sources, high receiver bandwidth also means more complexity and larger power consumption on the Rx side.
WE HAVE COMPARED three ADC-based and one ATC-based multichannel neural recording AFE architectures in detail. According to the theoretical analysis of these architectures, we performed modeling in MATLAB to describe their differences with respect to power, size, and input-referred noise. After comparing the results, we summarized the pros and cons of these neural recording AFE architectures. The conclusions derived here can provide deeper understanding and practical guidelines to designers in order to help them in selecting proper architectures based on the key requirements of multichannel neural recording systems, particularly those with a large number of channels. h h References 
